A compact pulse-based charge pump in 0.13 μm CMOS
نویسندگان
چکیده
In this paper, we present a new class of charge pump capable of generating voltages 3.75 times greater than the supply in a single clock cycle. It occupies .005 mm in a 0.13μm CMOS process and can operate with a supply voltage between 0.4V and 1.2V, or as low as 0.2V with some pulse-shape distortion. Our charge pump can provide output voltages of up to 3.9V with less than 10nW of standby power dissipation.
منابع مشابه
Circuit Modules for CMOS High-Power Short Pulse Generators
ii ABSTRACT High-power short electrical pulses are important for high-performance functionality integration, such as the development of microelectromechanical/nanoelectromechanical systems (MEMS/NEMS), system on chip (SoC) and lab on chip (LoC). Many of these applications need high-power (low impedance load) short electrical pulses, in addition to CMOS digital intelligence. Therefore, it is of ...
متن کاملThe Design of a K-Band 0.8-V 9.2-mW Phase-Locked Loop
A 0.8-V CMOS Phase-Locked Loop (PLL) has been designed and fabricated by using a 0.13-μm 1p8m CMOS process. In the proposed PLL, the double-positive-feedbacks voltage-controlled oscillator (DPF-VCO) is used to generate current signals for the coupling current-mode injection-locked frequency divider (CCMILFD) and currentinjection current-mode logic (CICML) divider. A short-pulsed-reset phase fre...
متن کاملPixel-level A/D conversion: comparison of two charge packets counting techniques
A comparison between two techniques for pixellevel ADC in CMOS image sensors is presented. As the charge represents accurately the amount of illumination, the principle of both techniques consists in counting small charge packets which come from the detector. Based on a 0.13 μm CMOS technology, simulation results and first measurements are presented showing that the LSB value can be reduced to ...
متن کاملDesign of Compact Frequency Synthesizer for Self-calibration in Rf Circuits
Design of Compact Frequency Synthesizer for Self-Calibration in RF Circuits. (August 2004) Sanghoon Park, B.S., Korea University, Seoul, Republic of Korea Chair of Advisory Committee: Dr. Aydin Ilker Karsilayan A compact frequency synthesizer based on a phase locked loop (PLL) is designed for the self-calibration in RF circuits. The main advantage of the presented frequency synthesizer is that ...
متن کاملA low-cost built-in self-test for CP-PLL based on TDC
To ensure qualification of charge-pump locked-loop (CPPLL), a complete built-in self-test (BIST) scheme should provide functions of measurement of the clock jitter and detection of faults in CP-PLL. This paper proposes a low cost BIST structure providing both the faults detected and timing jitter measured. The structure based on the proposed time-to-digital converter (TDC), which has high resol...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007